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Abstract—In this paper the fundamental concept of ring
ampliﬁcation is introduced and explored. Ring ampliﬁers enable
efﬁcient ampliﬁcation in scaled environments, and possess the
beneﬁts of efﬁcient slew-based charging, rapid stabilization,
compression-immunity (inherent rail-to-rail output swing),
and performance that scales with process technology. A basic
operational theory is established, and the core beneﬁts of this
technique are identiﬁed. Measured results from two separate
ring ampliﬁer based pipelined ADCs are presented. The ﬁrst
prototype IC, a simple 10.5-bit, 61.5dB SNDR pipelined ADC
which uses only ring ampliﬁers, is used to demonstrate the core
beneﬁts. The second fabricated IC presented is a high-resolution
pipelined ADC which employs the technique of Split-CLS
to perform efﬁcient, accurate ampliﬁcation aided by ring
ampliﬁers. The 15-bit ADC is implemented in a 0.18 m CMOS
technology and achieves 76.8 dB SNDR and 95.4 dB SFDR
at 20 Msps while consuming 5.1 mW, achieving a FoM of
45 fJ/conversion-step.
Index terms - ring ampliﬁcation, ring ampliﬁer, ring amp,
ringamp, RAMP, Split-CLS, CLS, correlated level shifting,
switched-capacitor, nanoscale CMOS, scaling, scalability, analog
to digital conversion, A/D, analog to digital converter, ADC,
low power, rail-to-rail, slew-based, stabilized ring oscillator, high
resolution.
I. INTRODUCTION
In many ways, the task of performing ampliﬁcation in
switched capacitor CMOS circuits is at a crossroads. The
effects of technology scaling have made it increasingly difﬁcult
to implement accurate, efﬁcient ampliﬁers from topologies that
were conceived of at a time when 2.5V supplies were con-
sidered low-voltage, and the intrinsic properties of transistors
were quite different from that of a 14nm FinFET [1]. And
yet, for each scaling challenge that has arisen, a multitude of
techniques which seek to solve it have emerged, and there
are indeed many highly effective digital correction, gain-
enhancement, and output-swing enhancement techniques now
available to designers. However, the ability of these techniques
to deliver favorable ampliﬁer scaling characteristics in actual
fabricated designs has fallen somewhat short of expectations.
For example, the ADC performance surveys conducted in
[2] and [3] indicate that there is both a notable scarcity of
high-resolution ADCs implemented in nanoscale CMOS as
well as a progressive decline in power efﬁciency for those
that are reported. These observations are also a reﬂection of
the net effect of opamp scaling challenges on system-level
performance, since ampliﬁcation is used in almost all high-
resolution ADC architectures. By contrast, certain low and
medium resolution ADC architectures that do not use opamps
(such as SAR ADCs) have scaled very well into modern
technologies.
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Fig. 1: Fundamental structure of a ring ampliﬁer. A ring ampliﬁer is created
by splitting a ring oscillator into two signal paths and embedding a different
offset in each path. When placed in switched-capacitor feedback, a set of
internal mechanisms generate stability and allow the oscillator to be used as
an ampliﬁer.
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Fig. 2: Input and output charging waveforms of Fig. 1 when placed in the
switched capacitor feedback structure of Fig. 3. In (a), when VDZ = 0mV,
the ringamp is functionally identical to a three-inverter ring oscillator. In (b),
the dead-zone is set large enough to generate stability (VDZ = 170mV) and
the ringamp functions as an ampliﬁer.
For the most part, this failure-to-scale seems to have
happened because the underlying structure - an opamp -
is fundamentally ill-suited to scaling. Applying additional
techniques may enable an opamp to function in nanoscale
environments, but it won’t grant it the ability to scale at
the same pace as digital performance improvements. A truly
scalable ampliﬁer must operate in a way that implicitly uses
the characteristics of scaled CMOS to its advantage, trans-
forming potential weaknesses into inherent strengths. Because
technology scaling is deliberately designed to favor the time-
domain world of high-speed digital, such scalable analog
techniques will likely be found in this realm as well. In
order to fully exploit the abilities of a transistor, the biasing
and small-signal properties of the device must be viewed
as highly coupled, time-dependent variables which can be
applied as feedback to each other with respect to time. In thisR
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Fig. 3: The ringamp and basic switched-capacitor feedback network that we
will primarily consider in the ﬁrst half of this paper. Devices and parameters
that are referenced throughout the paper are labeled. Also, VDZ of Fig. 1
equals 2VOS here.
paper, we introduce one such technique: ring ampliﬁcation.
A ring ampliﬁer is a small modular ampliﬁer derived from
a ring oscillator which naturally embodies all the essential
elements of scalability. It can amplify with rail-to-rail output
swing, efﬁciently charge large capacitive loads using slew-
based charging, scale well in performance according to process
trends, and is simple enough to be quickly constructed from
only a handful of inverters, capacitors, and switches.
This paper is organized as follows. In Section II we in-
troduce the basic structure of a ring ampliﬁer, and establish
its basic theory of operation in Section III. We will identify
and explore the key beneﬁts of ring ampliﬁcation as it relates
to scalability in Section IV. Two fabricated IC designs are
then presented. In Section V, we present a 10.5b pipelined
ADC that demonstrates and characterizes the basic principles
of the previous sections. Finally, in Section VI we present a
high-resolution 15b pipelined ADC which uses the technique
of Split-CLS to exploit the properties of both ring ampliﬁ-
cation and conventional opamps. Conclusions are drawn in
Section VII.
II. BASIC STRUCTURE
Ring ampliﬁcation is, at its core, a set of concepts -
concepts which can be realized through a variety of structural
implementations and design choices. One such implementation
is depicted in Fig. 1. This simple structure embodies the
key features of ring ampliﬁcation, and in many ways can
be thought of as the quintessential “base case”. There are,
however, a range of implementation approaches available, each
with their own pros and cons in terms of speed, accuracy, and
efﬁciency; we will address some of these broader considera-
tions from within the context of Fig. 1 throughout this paper.
Fundamentally, a ring ampliﬁer (alternately: ringamp or
RAMP) is a ring oscillator that has been split into two (or
more) separate signal paths. A different offset is embedded
into each signal path in order to create a range of input
values for which neither output transistor MCN nor MCP of
Fig. 1 will fully conduct. If this non-conduction “dead-zone” is
sufﬁciently large, the ring ampliﬁer will operate by slewing-to,
stabilizing, and then locking into the dead-zone region. When
placed in the example switched capacitor MDAC feedback
structure of Fig. 3, this charging and settling behavior results
in the waveforms of Fig. 2b.
Before we examine how and why this occurs (in Section III),
it is useful to ﬁrst understand some of the basic characteristics
of the structure itself. To begin with, consider the capacitor
C1 of Fig. 3. C1 is used to cancel the difference between
the MDAC virtual-node sampling reference (VCMX) and the
trip-point of the ﬁrst stage inverter. This ensures that the ideal
settled value for VIN will always be VCMX, independent of
the actual inverter threshold. Any sources of offset that are
generated after the ﬁrst stage inverter will not be removed by
C1, but the input-referred value of such offsets will typically
be negligibly small.
The dead-zone of the ringamp in Fig. 3 is embedded prior
to the second stage inverters by storing a voltage offset across
capacitors C2 and C3. Any value for VIN within the dead-zone
region is a viable steady-state solution for the ring ampliﬁer,
and the input-referred value of the dead-zone will determine
the overall accuracy of the ampliﬁer for most practical cases.
In other words, the error at VIN when the ringamp has
stabilized and locked will be
 
 


VDZ
2A1


   VIN 


 
VDZ
2A1


  (1)
where VDZ = 2VOS, A1 is the ﬁnal settled small-signal gain
of the ﬁrst stage inverter, and ﬁnite gain effects of the latter
stages are ignored (revisited later).
It is worth brieﬂy noting that there are many additional
options for both where and how to embed the dead-zone offset
into the ring ampliﬁer, and for different target accuracies and
design applications it may be useful to consider additional
possibilities and their respective advantages and disadvantages.
In this paper, however, we will focus solely on the embedding
scheme of Fig. 3, which possesses several key beneﬁts. First
of all, embedding it with capacitors allows us to accurately
and linearly set the dead-zone offset value, and it can be
done with a high-impedance, low-power reference. Second, as
we shall soon see in Section III, there are important stability
beneﬁts gained by embedding the offset prior to the second
stage inverters, rather than the ﬁrst or third stage. Finally, due
to the accuracy limitations imposed by Eq. 1, we typically wish
to create an input-referred dead-zone value of a few millivolts
or less, and for medium accuracy ring ampliﬁers, embedding
the dead-zone offsets immediately after the ﬁrst gain stage will
create input-referred dead-zone sizes small enough to achieve
desired accuracies while still keeping the embedded offset
large enough to easily tune with a simple DAC or voltage
reference.
III. STABILIZATION THEORY
Although the fundamental structure of a ring ampliﬁer is
quite simple, a full understanding of the operational theory0 2 4 6 8 10 12 14 16
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Fig. 4: Example ring ampliﬁer operation for an exaggerated design biased
at the edge of stability, showing the three key phases of operation: 1) initial
ramping, 2) stabilization, and 3) steady-state.
behind ring ampliﬁcation is considerably more complex. The
steady-state, small signal, and transient characteristics of a ring
ampliﬁer are highly co-dependent, and as such, its behavior
cannot be fully explained by considering each operational
domain (DC, AC, transient) separately, as is often the preferred
approach in opamp design. Computer aided simulation is
necessarily a major component of ringamp design, and for this
reason a good conceptual intuition is perhaps of more practical
value than a strict analytic model. It is in this conceptual
manner that we will proceed, by breaking the theory of
operation down to several simple sub-concepts. First, ringamp
operation can be subdivided with respect to different phases
of operation in time: slewing, stabilization, and steady-state.
Second, the theory of operation within each phase can be
reduced to a chain of cause-and-effect mechanisms.
To illustrate key concepts, we will use the exaggerated
charging waveform of Fig. 4 (taken from the ring ampliﬁer of
Fig. 3) that has been designed with relatively low bandwidth,
excessive drive current, and a dead-zone size that biases the
ringamp right at the edge of stability. Although one would
never wish to make a real design in this way, as a teaching
example it is quite useful. VCMX is set to 0.6V, and thus
the ideal settled value of VIN will also be 0.6V. For the sake
of simplicity and generality VOUT is not shown (because it
is simply a scaled, shifted, signal-dependent replica of VIN).
Unless otherwise stated, any mention of the amplitude of the
fed-back signal will refer to the amplitude seen at VIN.
In Fig. 4 we can clearly see three main phases of operation.
Initially, from 0ns to 2ns, the ringamp rapidly charges toward
the dead-zone. Then, from 2ns to about 14ns it oscillates
around the dead-zone region as it attempts to stabilize. By
15ns, with the output transistors MCP and MCN both com-
pletely cutoff, the ring ampliﬁer reaches a steady-state solution
within the dead-zone, and remains locked.
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Fig. 5: Conceptual model of a ringamp during the initial slew-charging phase
of operation. This model only applies to the initial charging phase and does
not include the key ringamp stabilization mechanisms. VOS(IN) is the input-
referred value of the dead-zone offset.
A. Initial Ramping
In the initial slew-charging phase of operation, the ring
ampliﬁer is functionally equivalent to the circuit of Fig. 5.
The ﬁrst two stages of the ring ampliﬁer act like a pair of bi-
directional continuous-time comparators that correctly select
which output transistor (MCN or MCP) to use depending on
the value of the input signal. The selected output transistor then
operates as a maximally-biased current source and charges
the output load with a ramp. In this initial charging phase
the ringamp behaves similar to a zero-crossing based circuit
[4][5].
The ramping phase ends when the input signal crosses the
threshold of the comparator and the current source turns off.
Due to the ﬁnite time delay of the comparator, there will be
some amount of overshoot beyond the comparator threshold,
which will be given by:
Vovershoot =
td  IRAMP
COUT
(2)
where td is the time delay of the comparator decision, IRAMP
is the current supplied by the active current source, and
COUT is the total loading capacitance seen at the output. This
overshoot is with respect to the trip point, which will be on
the boundary of the dead-zone. It will be more useful later on
if we consider Eq. 1 as well, and express the input-referred
overshoot with respect to the ideal settled value (the center of
the dead-zone):
Vinit =
td  IRAMP
  COUT
 
 


VDZ
2 ^ A1
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where   is the scaling factor that refers the output overshoot
to the ringamp’s input (and depends on feedback factor,
parasitics, and feedback structure) and ^ A1 is the effective gain
of the ﬁrst stage inverter at the end of the ramping operation
(explained later).
B. Stabilization
After the initial charging ramp, the ring ampliﬁer will begin
to oscillate around the target settled value with amplitude
Vinit. With no dead-zone, the structure is functionally iden-
tical to a three-inverter ring oscillator, and will continue to
oscillate indeﬁnitely (Fig. 2a). However, as the size of the
dead-zone is increased, the ringamp will eventually reach anoperating condition where it is able to self-stabilize, such as
in Fig. 4. If the dead-zone size is increased further still, the
time required to stabilize decreases substantially, and for most
practical designs, a ringamp will stabilize in only one or two
periods of oscillation (i.e. Fig. 2b).
The most fundamental mechanism in the process of sta-
bilization is the progressive reduction in the peak overdrive
voltage applied to the output transistors MCN and MCP on
each successive period of oscillation. This effect is illustrated
in Fig. 4 by the progressive decrease in amplitude of the
signals VBP and VBN. When the following relation is true,
the trough (minimum value) of VBP will be limited by the
ﬁnite-gain of the ﬁrst two stages, and begin to de-saturate
from rail-to-rail operation:
^ A2[ ^ A1(min(~ VIN)   VCMX)   VOS]  VSS   VCM (4)
(where ~ VIN is the peak-to-peak amplitude, and ^ A1; ^ A2 are
the negative-valued effective instantaneous inverter gains). A
similar relation can also be expressed for the lower signal path
and VBN:
^ A2[ ^ A1(max(~ VIN)   VCMX) + VOS]  VDD   VCM (5)
The key point to notice in these expressions is that each
signal path is being fed a different shifted replica of the
oscillatory waveform generated at VA. The upper path is given
a replica where the peaks of the wave are lowered closer to the
second stage inverter’s threshold, and the lower path is given
a replica where the troughs of the wave are raised closer to
the threshold of the second stage inverter. For a sufﬁciently
large shift in each path (VOS), this creates the possibility that
even for relatively large values of ~ VIN, ﬁnite gain effects will
simultaneously limit the overdrive voltage that is applied to
both MCP and MCN. This stands in stark contrast to the
behavior of a three-inverter ring oscillator, where the decrease
in VOV of one output transistor necessarily means an increase
in VOV applied to the other.
When Eqs. 4 and 5 are true, the resulting reduction in VOV
applied to the output transistors MCN and MCP will reduce
the magnitude of the output current IRAMP. This decrease in
output current will also cause a decrease in the amplitude of
~ VIN by a proportional amount, due to Eq. 3. The left sides of
Eqs. 4 and 5 are therefore reduced further, and the VOV ’s
of MCN and MCP will decrease even more for the next
oscillation cycle. This effect will continue to feedback until the
input signal amplitude becomes smaller than the input-referred
value of the dead-zone, at which point the ring ampliﬁer will
stabilize and lock into the dead-zone.
If we combine Eqs. 4 and 5 and rearrange, we see that in
order to trigger this progressive overdrive reduction effect, the
input signal must satisfy the following relation:
~ VIN 
1
^ A1

VDD   VSS
^ A2
  VDZ

: (6)
Furthermore, at the beginning of the stabilization phase:
~ VIN = 2Vinit (7)
Finally, using Eqs. 2, 3, 6, and 7, we can express the stability
criterion in terms of the dead-zone (i.e. settled accuracy) and
the initial slew rate (i.e. speed):
td  IRAMP
  COUT

1
2 ^ A1

VDD   VSS
^ A2
  2VDZ

(8)
Recall once again that ^ A1 and ^ A2 are negative valued gains.
From this relation we see that there is a clear design
tradeoff between accuracy, speed, and power. Let’s assume
for a moment that only td, IRAMP, and VDZ can be adjusted.
To increase speed, one can either increase the initial ramp
rate or decrease the time required to stabilize. Both options
require sacriﬁcing either accuracy (by increasing VDZ) or
power (by decreasing td). Likewise, to increase accuracy (by
decreasing VDZ), one must either decrease IRAMP or decrease
td accordingly. While these simple tradeoffs serve as a good
starting point, as we will soon discover, every parameter in
Eq. 8 is variable to some extent.
The discussion thus far is only a ﬁrst-order model, and
there are additional bandwidth, slewing, and device biasing
dynamics which are not represented. Let’s take a moment to
evaluate this model in the form of a practical example. Con-
sider a pseudo-differential ringamp where A1 = A2 =  25V
V ,
VDZ = 100mV , VDD = 1:2V , and VSS = 0V . By Eq. 1,
the input-referred size of the dead-zone will be about 4mV,
which for a 2V pk-pk input signal would ideally be accurate
enough to achieve an input-referred SNDR of 54dB. By Eq. 6,
the maximum allowable peak-to-peak amplitude of ~ VIN is
approximately 6mV, and by Eq. 3, the maximum allowable
input-referred overshoot at the end of the initial ramping phase
must be less than 5mV.
This isn’t a very encouraging result, since such a small
overshoot will place a tight constraint on the parameters in
Eq. 2. However, if one were to simulate this same scenario,
it will turn out that the peak-to-peak amplitude of oscillation
can be signiﬁcantly larger than the predicted 6mV and still
achieve stability. A closer look at Fig. 4 reveals an important
contributor to this disparity between theory and practice.
Although the AC small-signal gain of the ﬁrst stage inverter,
A1, may be  25V
V , the effective instantaneous value
^ A1(t) =
VA(t)
VIN(t)
(9)
in the actual transient waveform will be several times smaller
at the beginning of stabilization. Thus, although the overall
accuracy of the ringamp is determined by the ﬁnal, settled,
small-signal value of A1, the stability criterion is determined
by the initial, transient, large signal effective value of A1.
This reduction in A1 occurs because the ﬁrst stage inverter
inherently operates around its trip point, where it will be slew
limited. The maximum slewing current that the inverter can
provide will be
Islew = IP   IN (10)
and for a square law MOSFET model, this will become:
Islew = 2k0W
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Fig. 6: DC sweep of VIN vs. IOUT for a typical conﬁguration of Fig. 1,
illustrating the full input-referred characteristic near the dead-zone region. In
addition to a true “dead-zone” where both output transistors are in cutoff,
there is also a small boundary region “weak-zone” where the output pole
location is low enough to create stability.
Notice here that the slew current is linearly related (not
quadratically) to the input voltage. Thus, for the ﬁrst stage
inverter, slew rate limiting (and ﬁnite bandwidth) has an
important impact on determining the effective value of ^ A1
during stabilization (and to a lesser extent, the value of ^ A2).
This dynamic adjustment of the effective inverter gain is a
very attractive characteristic, and improves the design tradeoff
between speed, accuracy, and power by a signiﬁcant factor.
Similar effects also inﬂuence the operation of the second stage
inverters in an additional way: although Eqs. 4 and 5 assume
rail-to-rail swing for the second stage inverters when ~ VIN is
large, in reality the output swing of the second stage inverters
may never completely reach rail-to-rail, regardless of the value
of ~ VIN due to slew rate limiting, ﬁnite bandwidth, and triode
device operation.
The discussion of progressive overdrive reduction in this
section can be conceptualized as a dynamic adjustment of the
ringamp’s output pole corner frequency. The decrease in output
current due to VOV reduction increases the output impedance
(Ro) of the ringamp, and pushes the output pole (formed by
Ro and CLOAD) to lower frequency. As the VOV reduction
effect gains momentum on each successive oscillation half-
period, the output pole progressively pushes to lower and lower
frequency. By the time the ringamp is locked into the dead-
zone and the output transistors are in cutoff, Ro is inﬁnite and
the output pole is at DC.
C. Steady State
Thus far, we have deﬁned the steady-state condition for a
ring ampliﬁer as the complete cutoff of both output transistors,
with the input signal lying solidly within the dead-zone, such
as is the case in Fig. 4. However, considering the discussion
about pole adjustment in the previous paragraph, it’s clear
that the ringamp can in fact be stable for a range of low
frequency output pole locations down to DC. Such a situation
will in practice occur often, even for a large dead-zone, since
there is always a ﬁnite probability that the ring ampliﬁer will
happen to stabilize right at the edge of the dead-zone. If that
happens, one of the output transistors will still conduct a
small amount of current to the output, and may never fully
shut off before the ampliﬁcation period ends. The existence
of this stable, boundary-region “weak-zone” is illustrated in
the VIN vs. IOUT plot of Fig. 6. The weak-zone isn’t an
inherent problem for ring ampliﬁcation operation, since any
low-bandwidth settling will only serve to further improve
accuracy. However, there are sometimes higher-level structural
considerations that make it advantageous to ensure that both
output transistors are completely non-conducting once settled.
The design presented in Section VI is one such case, and it is
there that we will explore this issue in more detail.
IV. KEY ADVANTAGES
Ring ampliﬁers are in many ways both structurally and
functionally quite different from conventional opamps, and it
is in these differences that the ringamp ﬁnds a unique ad-
vantage in the context of modern low-voltage CMOS process
technologies. In this section, we will examine several of these
important beneﬁts.
A. Output Compression Immunity
In low-voltage scaled environments, kT/C noise, SNR, and
power constraints will typically be dictated by the usable
signal range available [2], and any practical ampliﬁcation
solution for scaled CMOS must therefore utilize as much of
the available voltage range as possible. As it turns out, ring
ampliﬁers are almost entirely immune to output compression,
and this enables them to amplify with rail-to-rail output swing.
To understand the basis of this output compression immu-
nity, we must consider two scenarios. First, imagine a ringamp
whose dead-zone is large enough that when the ringamp is
locked into the center of the dead-zone, both MCN and MCP
will be in cutoff. In other words, when:
VDZ 


 
VDD   VSS   2VT
A2

 
 (12)
As a rule of thumb, this relation will usually hold for low
and medium accuracy ringamps up to about 60dB. Under
this scenario, MCN and MCP function as current sources
whose linearity and small-signal gain has no appreciable effect
on settled accuracy. The internal condition of the ringamp
depends only on the signal at the input, and it will continue
to steer toward the dead-zone until MCN and MCP are
completely cut-off, regardless of whether they are in saturation
or triode. Final settled accuracy will be governed by Eq. 1,
independent of the characteristics at the output.
Now let’s consider the condition where Eq. 12 does not
hold. This will occur when the dead-zone is very small, and
accuracies in the 60dB to 90dB range are desired. Although
other practical issues in the ringamp structure of Fig. 3 may
hinder such design targets, a theoretical discussion is still quite
useful in understanding the issues relevant to high accuracy
ringamp topologies in general. In this scenario, the stability
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Fig. 7: Zoomed stabilization waveform of VIN for three output swing cases:
small (output near mid-rail), medium, and large (ﬁnal output near the supply).
and MCN and MCP will still conduct a small amount once
settled. The ringamp’s steady state condition will essentially
be that of a three stage opamp, and the open loop gain will be
the product of the three stage gains. With no true dead-zone,
the distortion term of Eq. 1 becomes zero, and ﬁnite loop
gain will become the fundamental limitation on accuracy. At
ﬁrst glance, generating sufﬁcient loop gain appears to be a
problem, since the gain of MCN and MCP will depend on
output swing (which must be as large as possible in nanoscale
CMOS). Consider the case where all three stages have a gain
of 25dB when operating in saturation. In the best case, the
open loop gain will be 75dB, and in the worst case perhaps
50dB. Even in the best case, this seems to suggest that to
build an 80dB accurate ringamp, an additional gain stage is
required.
Luckily, there is another effect at play here. In the ideal
square-law MOSFET model MCN and MCP will be in
saturation when VOV is less than VDS. Furthermore, the small
signal output impedance, ro, is inversely proportional to the
drain current, ID. In the context of the progressive overdrive
voltage reduction that occurs in ringamp stabilization, both
VOV and ID will in fact trend towards zero. This implies that
during steady-state, MCN and MCP will remain in saturation
or weak-inversion even for very small values of VDS, and
moreover, that their gain will be enhanced by a dynamic boost
in ro. Thus, even for a nominal open loop gain of 75dB, with
a wisely chosen topology it is possible to have an enhanced
steady-state gain of at least 90dB, even when swinging close
to the rails.
Although output swing has little effect on ringamp accuracy,
it will indeed affect speed, both with respect to slewing and
settling. In the initial ramping phase, the selected current
source transistor will be biased with the maximum possible
VOV , and this guarantees that for much of the possible output
range it will initially be operating in triode. As seen in Fig. 7,
for settled output values near mid-rail, IRAMP will be the
highest and the initial ramping will be faster, but more time
will be required to stabilize for the reasons discussed in
Section III-B. Likewise, for values close to the rails, IRAMP
will be smaller, so the initial ramping will be slower but the
stabilization time will be shorter. For the most part, this works
out quite nicely, since the total time required to reach steady
state in each case turns out to be approximately the same.
However, for extreme cases very close to the rails, the large
RC time constant of the output transistor in triode operation
will require a comparatively long time to reach its target value.
Ultimately, it is this RC settling limitation that will usually
dictate the maximum output swing possible for a given speed
of operation.
B. Slew-Based Charging
Whereas a conventional opamp charges its output load
with some form of RC-based settling, the output transistors
MCN and MCP in the ring ampliﬁer behave like digitally
switched current sources, and charge the output with slew-
based ramping. This is a much more efﬁcient way to charge,
since only one of the current sources in Fig. 5 will be active
at a time, and the only power dissipated will be dynamic.
Furthermore, during the initial ramping operation, MCN or
MCP (whichever is selected) will be biased with the maximum
VOV possible for the given supply voltage. This is a major
beneﬁt, because it means that even for large capacitive loads,
small transistor sizes can still produce high slew rates, and
with small output transistors, the second stage inverters will be
negligibly loaded by MCN/MCP. This effectively decouples
the internal power requirements from that of the output load
size, and for typical load capacitances in the femto and pico-
farad range, the internal power requirements are more-or-
less independent of output capacitance. This unique property
stands in stark contrast to the power-loading relationship
for a conventional opamp, where settling speed is typically
proportional to gm=CLOAD. Even for large load capacitances,
where the size of MCN/MCP does have an appreciable effect
on the internal power requirements, the ratio of static-to-
dynamic power will scale very favorably.
C. Performance Scaling with Process
In order for a technique to be truly scalable, it must
meet two criteria. First, the given technique must operate
efﬁciently in a scaled environment. This requirement has
been our primary focus thus far. Second, the technique must
inherently scale with advancing process technology, improving
in performance simply by migrating into a newer technology.
It is this second criteria that we will discuss now.
Intuitively, the ring ampliﬁer seems like a prime candidate
to beneﬁt from process scaling, simply by its structural sim-
ilarity to a ring oscillator. After all, the performance of ring
oscillators track so closely with process technology that they
are often used by foundries as a means of characterizing a
given technology. And indeed, the stability criterion of Eq. 8
suggests this to be true. As we explored in Section IV-B,
the internal power consumption of a ringamp is governed
much more by inverter power-delay product and internal
parasitics than the size of the output load (in stark contrast
to conventional opamps). Since the power-delay product ofTABLE I: Design Requirements for Scaling Test
VDD process deﬁned
Lmin process deﬁned
SNDR > 66dB (input-referred)
Output Range 0:8VDD (per side)
Sampling Speed 13:5=Lmin MHz
Total Load 800fF (differential)
Power minimize
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Fig. 8: Simulated ring ampliﬁer scaling trends, characterized using the simple
structures of Figs. 9 and 10 and predictive technology models for nanoscale
CMOS [7]. Device sizes are adjusted for each technology node as necessary
in order to meet the ﬁxed design requirements given by Table I.
an inverter decreases approximately linearly in accordance
with decreasing feature size [6], the ringamp’s inverter chain
propagation delay, td, can be expected to scale according to
digital process performance as well. With the relationships
in Eq. 8, this reduction in td can be directly traded for an
improvement in any of the three main design speciﬁcations:
speed, accuracy, and power.
As a general rule of thumb, using small internal device sizes
will tend to yield the highest power efﬁciencies, since doing
so will not only help to minimize the power-delay product,
but also minimize crowbar currents, which are a major source
of static power (since the ﬁrst stage inverter is always close
to its trip point when settled). Considering that the time delay
of a minimum sized inverter scales as a function of minimum
feature size, it also follows that the conversion speed at which
a ringamp most efﬁciently operates will be a function of the
technology’s minimum feature size.
To demonstrate this scalability property of ringamps, the re-
sults of a simple experiment designed to predict scaling trends
are presented in Fig. 8. The setup for the test is simple: using
the ring ampliﬁer structure and pseudo-differential switched-
capacitor MDAC of Figs. 9 and 10, the structure must be
designed to meet the required speciﬁcations of Table I for
several different CMOS technology nodes while attempting
to minimize total power consumption. Only transistor width
and length resizing is allowed. The speed and accuracy targets
are set at the upper-end of the given structure’s practical
limits, and the load capacitance is sized to be sufﬁcient for an
11b pipelined ADC with 10b ENOB. Although the ringamp
structure could be more efﬁcient (for example, disabling itself
during s), we are only interested in the relative power
efﬁciencies across process technologies, and the bare-bones
structure used here illustrates the underlying trends clearly.
The predictive technology models provided by [7] were
used to implement and simulate the design in the 130nm,
90nm, 65nm, 45nm, and 32nm nodes. The results in Fig. 8
indicate that the core ring ampliﬁer structure does indeed scale
according to process technology (note the logarithmic scale
of the y-axis). In the upper curve, which depicts the total
energy-per-cycle with respect to fs (and thus Lmin), the slope
decreases after 45nm. This is due to the fact that the load
capacitance is not scaled (for thermal noise reasons), causing
dynamic energy to eventually dominate the total energy per
cycle. The fundamental lower bound for dynamic power can
be directly calculated for this design, since the output load is
deliberately reset to mid-rail every cycle and conﬁgured such
that its envelope is that of a sine wave. This dynamic power
is thus calculated as
PCV 2f = 800fF 

0:8VDD p
2
2
 fs (13)
The energy-per-cycle with respect to the total power minus
the CV 2f power of Eq. 13 is shown in the lower trend line of
Fig. 8. The ringamp’s internal power continues to scale at pace
into deep nanoscale nodes, and somewhat remarkably, the pri-
mary power contributor eventually becomes the ideal dynamic
charging power itself. While this is a very encouraging result,
there are many scaling effects that are not represented here
that will cause the real trend to differ somewhat. In particular,
the interconnect R, L, and C parasitics of the circuit are not
modeled, which in upcoming nanoscale processes will become
an increasingly dominant effect [8]. However, because digital
circuits are also inﬂuenced by interconnect parasitics, whatever
effect this has on ringamp performance will likely also affect
digital circuits, and relative scaling trends will persist. The
intrinsic device gains that determine the properties of A1, A2,
^ A1, ^ A2, MCN, and MCP also change with scaling. For the
designs represented in Fig. 8, sufﬁcient inverter gains were
maintained with device dimension adjustments alone (although
architectural changes are also an option). Although scaling of
planar transistors to 22nm would begin to create challenges in
maintaining sufﬁcient gain in a three stage ringamp structure,
newer process technologies appear to avoid this problem alto-
gether. The good intrinsic FinFET device gains demonstrated
in [1] indicate that the technologies being used in sub-32nm
nodes such as FinFET and silicon-on-insulator (SOI) are able
to control short-channel effects much better than previous
technologies, and can produce more than sufﬁcient intrinsic
device gains for practical ringamp applications.VIN VOUT
VRN
Φrst
Φrst
Φrst
VRP
840nm
160nm
840nm
160nm
320nm
160nm
320nm
160nm
960nm
320nm
320nm
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Fig. 9: Complete transistor-level ring ampliﬁer structure of the 10.5b char-
acterization ADC, with the actual component values used in the fabricated
design.
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Fig. 10: Pseudo-differential ﬂoat-sampled 1.5b ﬂip-around MDAC. In this
structure, the differential gain is 2 and the common-mode gain is 1, eliminating
the need for additional common-mode feedback.
V. CHARACTERIZATION ADC
To demonstrate the properties that we have discussed in
Sections III and IV, a 10.5-bit pipelined ADC was imple-
mented and tested [9]. The ADC consists of nine identical
1.5-bit switched capacitor MDAC stages followed by a 1.5-
bit backend ﬂash. The transistor-level ringamp used is shown
in Fig. 9. As we can see from the listed device sizes, the
ringamp is quite small, and even the largest transistor in
the design is only 2x the minimum W/L allowed by the
process. In each stage, two of these single-ended ringamps
are placed in the pseudo-differential conﬁguration shown in
Fig. 10. Due to the lack of common-mode feedback (CMFB)
in such a conﬁguration, the MDAC employs the 1.5b ﬂip-
around pseudo-differential ﬂoat sampling scheme of [10]. This
scheme sets the differential-mode gain to 2 and the common-
mode gain to 1. Thus, any common-mode errors along the
pipeline will simply add, rather than multiply and potentially
saturate the common-mode level.
The pipelined ADC was fabricated in a 1P4M 0.18m
CMOS technology. A summary of performance is given
in Table II. At 30MHz sampling rate, the ADC achieves
61.5dB SNDR, 61.9dB SNR, and 74.2dB SFDR. Total power
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Fig. 11: Measured output spectrum of the characterization ADC for a 1MHz
input tone sampled at 30Msps.
TABLE II: Characterization ADC Summary of Performance
Resolution 10.5 bits
Analog Supply 1.3 V
Sampling Rate 30 Msps
ERBW 15 MHz
Input Range 2.2 V pk-pk diff.
SNDR 61.5 dB
SNR 61.9 dB
SFDR 74.2 dB
ENOB 9.9 bits
Total Power 2.6 mW
FoM 90 fJ/c-step
Technology 0.18 m 1P4M CMOS
Active Area 0.50 mm2 (2.00 mm x 0.25 mm)
consumption is 2.6mW, with approximately 90 W consumed
per stage by the psuedo-differential ring ampliﬁer block. The
measured ERBW is greater than 15MHz, and the Figure-of-
Merit (FoM) is 90 fJ/conversion-step. Neither speed nor power
were prioritized in this design (only accuracy), and with a
more aggressive design and use of the power saving techniques
discussed in Section VI, both can be improved signiﬁcantly.
The unit capacitor size for all MDAC stages is 200fF, yielding
a total differential input capacitance of 800fF. The output
spectrum is shown in Fig. 11, and the performance with respect
to input frequency is given in Fig. 12a.
Despite such small device sizes, the actual noise contribu-
tion from the ringamp is quite small. This highlights another
key beneﬁt of ring ampliﬁers: because the output pole of the
ringamp will be at very low frequency or even DC at the end
of the ampliﬁcation period, any internal noise sources will be
heavily attenuated at the output.
To demonstrate the key scalability beneﬁt of output-swing
compression immunity, the analog supply was reduced to
1.2 V, the MDAC references were set to the supply voltages
(0 V and 1.2 V), and the sampling frequency was reduced to
4MHz, with all other settings left unchanged. The results of
an input amplitude sweep under this test setup is presented
in Fig. 12b. Because the transfer function of a 1.5b MDAC
spans the entire supply range, a rail-to-rail input signal will
cause the ringamps to swing rail-to-rail at their outputs as well
[11]. With this in mind, we see from Fig. 12b that the ringamp50
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Fig. 12: Measured performance and characterization data for the 10.5b ADC.
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Fig. 13: Die micrograph of the 10.5b characterization ADC
maintains linearity even in true rail-to-rail operation, and only
begins to degrade within 15mV of VDD and VSS due to
insufﬁcient RC settling time.
Fig. 12c shows the effect of dead-zone variation on per-
formance. As can be seen, there is a wide, stable range
of dead-zone values for which SNDR is largely unchanged.
The roll-off on the right is due to Eq. 1, and the roll-off
on the left is due to the ringamp becoming unstable. The
SNDR plateau in the middle is a reﬂection of quantization
and thermal noise limiting SNR in that region. The SFDR
curve, by contrast, shows that distortion improves continuously
to a peak value, not a plateau. The SFDR peak is somewhat
compressed by the linearity of the frontend sampling switches,
which are also the primary cause of the roll-off in Fig. 12a.
The bootstrapped sampling switches in both this design and
the design of Section VI did not operate as expected due to
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CLOAD
Fig. 14: A basic 1.5b MDAC implementation of the Split-CLS technique. The
effective gain at the end of A will be proportional to Ap1  Ap2.
an unintentionally fabricated deep N-well conduction path, and
caused additional distortion and power consumption. The plot
of ringamp supply current consumption in the ﬁrst pipeline
stage with respect to applied dead-zone size in Fig. 12d
indicates that the faster a ringamp stabilizes, the less power
it will consume (as one would expect). On the left half of
this plot, where the dead-zone is less than 0 mV, the structure
becomes a ring oscillator.
VI. HIGH-RESOLUTION SPLIT-CLS ADC
In this section we will explore the design, features, and
measured results of a 15-bit Split-CLS pipelined ADC. In
a broader sense, this design describes a way to utilize ring3b
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Fig. 15: Structural details of the 15b ADC. (a) Top level architecture, (b) the
fully-differential Split-CLS 3b/9-level MDAC used for stage 1, and (c) the
ﬂoat-sampled, pseudo-differential Split-CLS MDAC used in stages 2-4. The
stage 5-6 MDACs are the same as Fig. 15c except with the opamp and CCLS
removed.
ampliﬁers in the realm of high-accuracy switched-capacitor
circuits.
A. Split-CLS
Beyond their usefulness as a stand-alone technique, ring
ampliﬁers are also prime candidates to be integrated into
other techniques which require an ampliﬁer that is both fast
and efﬁcient at charging large capacitive loads. One such
technique that is ideally suited for ring ampliﬁers is that of
Split-CLS [12][13]. (In fact, it was the author’s desire for
a good Split-CLS coarse ampliﬁer that inspired the idea of
ring ampliﬁers in the ﬁrst place). The basic concept of Split-
CLS (split correlated level shifting) is illustrated in the single-
ended switched capacitor MDAC of Fig. 14. The ampliﬁcation
phase, A, is sub-divided into an estimation phase and a ﬁne
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REFRESH
REFRESH
VRN
REFRESH
ENABLE
ENABLE
ENABLE
ENABLE
VCMO CMFB network
Identical ring amp for negative MDAC path
REFRESH
MCN
MCP
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REFRESH
FRONT ENABLE
Asserted only during the first portion of ФA, when the 
ringamp is being used for amplification
Only asserted on a refresh cycle during CLR (for MDAC 1) 
or during ФSE (for MDACs 2-6)
Always asserted from the end of ФS to the end of ENABLE, 
and also whenever REFRESH is asserted
Power Save Controls
CSIG
CCM
CCM
CDZ1
CDZ2
Fig. 16: Ring ampliﬁer with power-save features and CMFB network used in
the high-resolution ADC.
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Fig. 17: Timing diagram for the ﬁrst stage MDAC of Fig. 15b including the
signals used by the ringamp of Fig. 16 and opamp of Fig. 18. The ﬁrst clock
period depicts a regular cycle, and the second depicts a refresh cycle. The
timing for the latter MDAC stages is slightly different, with CLR removed
(and S becoming OFF), and REFRESH active during all of SE.
settling phase. In the ﬁrst sub-phase, the switches SEST are
asserted, and AMP1 charges an estimate of the ﬁnal settled
value onto the output. Meanwhile, the capacitor CCLS samples
this estimation value and the output of AMP2 is shorted to
mid-rail and held in standby. In the second sub-phase, the
switches SEST are de-asserted and AMP1 is disconnected
from the output (and can be disabled). Meanwhile, AMP2 is
coupled into the output via CCLS and begins to ﬁne-settle the
output towards its ideal value. The key beneﬁt derived from
this operation is that by level-shifting the output of AMP2 back
to mid-rail, AMP2 will process the error only, and the ﬁnite
opamp gain error at its input will be substantially reduced.
The ﬁnal effective loop gain of the structure at the end of the
ampliﬁcation phase will thus be proportional to the product ofthe two independent ampliﬁer gains:
Aeff     Ap1  Ap2 (14)
where
  =
CCLS
CCLS + CLOAD + C1C2
C1+C2


C2
C1 + C2
2
(15)
Thus, for a 55dB accurate AMP1, and a 65dB accurate AMP2,
with CCLS = CLOAD = 2C1 = 2C2, the total effective loop
gain at the end of A will be more than 100dB. For a complete
explanation of this analysis, see [14] and [15].
Consider for a moment the requirements of AMP1 and
AMP2 during their respective phases of operation. AMP1
charges the output load directly, and must have a high slew
rate and wide output swing. By contrast, AMP2 only processes
the small error term left over from AMP1, and requires
a much smaller output swing and slew rate. The key idea
of Split-CLS is that by choosing ampliﬁers that are ideally
suited for the differing requirements of AMP1 and AMP2,
we can maximize the accuracy and efﬁciency of the overall
structure. Ring ampliﬁers are clearly an attractive choice for
AMP1, particularly in high-resolution designs where kT/C
noise constraints require a relatively large loading capacitance.
Due to the small output swing requirement of AMP2, a single
stage telescopic opamp is a good candidate even in low
supply voltages, and provides superior gain and bandwidth
for a given power budget compared to other conventional
opamp structures. For the cautious designer, this combination
is particularly appealing - one can beneﬁt from the advantages
of ring ampliﬁers and still have the ﬁnal settled accuracy be
determined by a conventional opamp.
To demonstrate the effectiveness of this pairing, the high
resolution pipelined ADC of Fig. 15a is presented. The
pipeline resolves 15 bits with 6 MDAC stages and a 3b
backend ﬂash. The ﬁrst four stages employ Split-CLS (and
stages 5 and 6 use ring ampliﬁers only). The fully-differential
3-bit/9-level ﬁrst stage MDAC, shown in Fig. 15b, uses two
pseudo-differentially conﬁgured ringamps of Fig. 16 as the
AMP1 coarse charging device and the opamp of Fig. 18 as
the AMP2 ﬁne settling device. A digitally programmable delay
line controls the time allotted to the ringamp’s coarse charge
operation (CLS), and the remainder of A is used by the
opamp. A timing diagram for the ﬁrst stage MDAC is given
in Fig. 17. Due to the fact that the opamp common-mode
feedback (CMFB) is applied at the opamp output (and not
the stage output), the pseudo-differential ring ampliﬁers must
control the stage output’s common-mode voltage. The simple
capacitive CMFB network depicted in Fig. 16 provides an
effective solution. The CMFB gain must be several times
smaller than the gain of the primary feedback paths, and can be
conﬁgured by selecting the appropriate capacitor ratio between
CSIG and CCM. While this simple CMFB is adequate for
most uses, it has inherently low common-mode accuracy, and
under extreme circumstances may be insufﬁcient. Therefore,
to further relax the CMFB requirement, the stage 2-6 MDACs
employ a 3-bit/9-level pseudo-differential MDAC similar to
the 1.5b ﬂip-around MDAC of Fig. 10, but with a ﬁxed
feedback capacitor. Shown in Fig. 15c, this scheme sets the
differential-mode gain to 4 and the common-mode gain to 1.
Split-CLS is not needed in stages 5 and 6, where the accuracy
requirement is low, and to save power the opamp and level-
shifting capacitors (CCLS) are removed from these stages.
B. Ringamp Power-Save Features
The ringamp shown in Fig. 16 is implemented almost identi-
cally in all stages, with only MCN and MCP sized differently
in order to maintain the same slew rate across the differing
output load sizes. For the vast majority of each period, the
ringamp is unused, and can be disabled. This power-saving
feature is implemented with the additional ‘ENABLE’ and
‘FRONT ENABLE’ switches depicted in Fig. 16. It is also
important that the ringamp be completely disconnected from
the output while the opamp is settling, and this operation
guarantees that as well.
The input-offset and dead-zone voltages stored across ca-
pacitors CSIG, CDZ1, and CDZ2 must be refreshed periodi-
cally, and when doing so, the ﬁrst stage inverter must be active
(although the second and third stages can remain off). There-
fore, during a refresh, the signals ‘REFRESH’ and ‘FRONT
ENABLE’ will be asserted. These refresh operations must be
done at a time when the ringamp is not in use. Although there
are several options, a good choice for when to do the refresh
in stage 1 is during the short window when ‘CLR’ is asserted
and the input sampling capacitors are shorted together and
cleared. At the end of this clearing pulse, the virtual node will
be exactly equal to VCMX, allowing an accurate value to be
sampled on CSIG. Performing the refresh operation while the
input capacitors are sampling is also possible, but somewhat
less accurate, because there will be a signal-dependent voltage
drop across the virtual node sampling switch (SE) that will
also be sampled onto CSIG. However, for the later stages this
problem does not exist, since the sampled signal is completely
settled at the end of SE, and thus SE is used as the
refresh signal in these stages. The charge stored on CSIG,
CDZ1, and CDZ2 will only be corrupted by small parasitic
leakage currents, and it is sufﬁcient to perform a refresh only
once every N cycles (where N is controlled by an on-chip
digital counter). Such an approach is used in this design,
and reduces the contribution of additional static power during
refresh periods down to negligible levels. For the majority
of conversion cycles, the ringamp is only brieﬂy on at the
beginning of A, and completely off during the rest of the
period.
C. Charge-biased Switched Opamp
To save additional power in the opamps, the switched opamp
scheme of Fig. 18 is used. The opamp is only enabled during
A (of Fig. 15), and uses the time at the beginning of A
when the ringamps are amplifying to power up. Shorting
switches are placed on the source and drain nodes of the input
transistors to ensure that any kickback onto the MDAC virtual
node during power-on will be signal independent.Bias Network
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Fig. 18: The double-cascoded fully differential opamp used in the ﬁrst four MDACs. The charge-biased opamp switching scheme shields the bias network
from power-up and power-down voltage kickback.
In the conventional switched opamp approach, the bias lines
are directly connected to the opamp, and both the power-
up and power-down operations will kick charge from the
parasitic capacitances of the main opamp transistors onto the
bias network. The bias network must then try to absorb this
kickback and re-settle to the correct bias voltages, which
will increase the required power-on time of the opamp [16].
Our proposed solution to this problem is to bias the opamp
in charge-domain rather than voltage-domain, as shown in
Fig. 18. Imagine for a moment that ON is asserted, the
opamp is amplifying, and the CBIG capacitors hold the correct
charge to properly bias the opamp. When the ampliﬁcation
period ends and OFF asserts, the opamp will switch off and
a large amount of voltage will kickback onto CBIG. However,
since the top-plate of CBIG has no DC path to ground during
OFF, the charge stored on it is trapped. Meanwhile, a set of
small capacitors (CSMALL) sample the bias network. Then,
when the opamp is powered on again, CBIG will be shorted
to CSMALL and some amount of charge transfer will occur.
Since this charge transfer occurs during ON, there is no
unwanted voltage kickback present, and CSMALL will update
CBIG with an incremental piece of charge corresponding to
the correct bias voltage. This bucket-brigade that CSMALL
provides between the bias network and CBIG isolates the bias
network from opamp kickback and enables rapid power-up.
D. Measurement Results
The 15-bit pipelined ADC was fabricated in a 1P4M
0.18 m CMOS process. A summary of performance is given
in Table III. At 20MHz sampling rate it achieves 76.8 dB
SNDR (12.5 ENOB), 77.2 dB SNR and 95.4 dB SFDR,
consuming 5.1mW. The ERBW is found to be above 10MHz,
which results in a Figure-of-Merit of 45 fJ/conv-step. The
MDAC references are set at 25 mV and 1275 mV, allowing
the input signal to utilize 96% of the available supply range.
TABLE III: Split-CLS ADC Summary of Performance
Resolution 15 bits
Analog Supply 1.3 V
Sampling Rate 20 Msps
ERBW 10 MHz
Input Range 2.5 V pk-pk diff.
SNDR 76.8 dB
SNR 77.2 dB
SFDR 95.4 dB
ENOB 12.5 bits
Total Power 5.1 mW
FoM 45 fJ/c-step
Technology 0.18 m 1P4M CMOS
Active Area 1.98 mm2 (3.05 mm x 0.65 mm)
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Fig. 19: Measured output spectrum of the high-resolution Split-CLS ADC for
a 1MHz input tone sampled at 20Msps.
Capacitor matching was good enough that no digital calibra-
tion was needed. The ﬁrst stage MDAC unit capacitance is
200 fF, giving a total differential input capacitance of 3.2 pF
(or 3.76 pF when the Flash sub-ADC capacitors are included).0 1000 2000 3000 4000 5000 6000 7000 8000
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Fig. 20: Measured DNL (top) and INL (bottom) normalized to LSB=2 13.
Total accuracy is fundamentally limited by noise, and the SNR
is almost exactly equal to the kT/C noise limit predicted for
this design. Due to jitter injected by the off-chip clock source
and internal clock generator, noise also becomes a limitation
with respect to input frequency, as seen in Fig 21a. A relatively
conservative design target of 20 Msps was chosen in order
to manage risk and ensure that the key features of accuracy
and power efﬁciency would be demonstrated, and with a few
modiﬁcations higher speeds are certainly possible.
Stage scaling is performed for the ﬁrst three stages, with the
unit capacitance for each stage listed in Fig. 15a. To minimize
power, the 3b/9-level ﬂash sub-ADCs of stages 2-7 use an
architecture similar to [17], where the only load placed on
the previous stage’s output will be due to the gate capacitance
of the 8 sub-ADC latches. In order to minimize aperture and
skew related errors for fast moving inputs, the ﬁrst stage’s sub-
ADC uses the opposite approach, in which the moving input
signal is ﬁrst sampled, then subtracted from the reference and
quickly latched.
All analog portions of the circuit operate at 1.3 V, including
the ringamps and opamps. Opamp switching is measured to
reduce the total opamp power by 35%, and improve SNDR by
0.6 dB. An unfortunate issue with the physical layout caused a
node in the bootstrapped input sampling switches to be shorted
into a deep-nwell substrate, causing them to operate as NMOS-
only statically biased switches. In order to compensate, the
digital and switch supply had to be operated above 1.3 V.
Based on follow-up simulations and measurements, this issue
is estimated to have increased total power consumption by
approximately 23%, and is included in the 5.1 mW reported.
The impact on performance can be seen in the end-code non-
linearity in Fig. 20b, and in the roll-off above -0.6 dBFS in
Fig. 21b. For this reason, the output spectrum of Fig. 19 and
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Fig. 21: Measured input signal performance data for the high-resolution Split-
CLS ADC.
results in Table III are collected for a -0.6 dBFS input signal.
When the sampling frequency is increased to the point that
the opamps never have a chance to amplify, the contribution
of the ringamps to overall accuracy can be measured, and is
found to be 55 dB SNDR at fs = 80 MHz. This result is
also conﬁrmed by the result of Fig. 22d, where the digitally
controlled timing generator that sets the ringamp ampliﬁcation
window is swept with the opamps disabled. What we ﬁnd
is that ringamp performance decreases logarithmically with
respect to incomplete settling time, and that the ringamp settles
to about 55 dB SNDR in roughly 6 ns.
The ADC exhibits a high tolerance to dead-zone variation,
as shown in Figs. 22a and 22b. In Fig. 22a, the dead-zone
applied to the ringamps in the 1st stage MDAC is swept with
everything else held constant. For the most part, this plot
tells the same story as Fig. 12c of Section V, with the roll-
off above +50 mV due to the dead-zone becoming large and
increasing distortion and the roll-off below -50 mV due to the
ringamps going unstable. The curve’s peak has a systematic
offset of roughly -25 mV, and is caused by the asymmetry of
the ‘ENABLE’ switches that control the second stage inverters
of Fig. 16. The true effective dead-zone of the ringamp is the
sum of VDZ plus any inherent systematic offsets, including this
asymmetry. The opamp, via Split-CLS, helps to absorb small
errors and further ﬂattens the SNDR curve of Fig. 22a into
a wide stable plateau where kT/C noise is the fundamental60
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Fig. 22: Measured ringamp sensitivity and characterization data for the high-resolution Split-CLS ADC.
limitation of SNDR. The SFDR curve contains a plateau
region as well, which occurs when distortion effects other than
ﬁnite gain begin to dominate, such as input-switch linearity.
When the ring ampliﬁer supply voltage is swept with all other
voltages and biases held constant (Fig. 22b), SNDR and SFDR
are virtually unchanged. At 1275 mV the supply voltage equals
the positive MDAC reference, and explains the roll-off seen
below that point.
The beneﬁt of the ringamp power-save feature is demon-
strated in Fig. 22c. Total ringamp power consumption is
reduced by about 4.5 when the ringamps are only refreshed
once every 64 cycles. For the ADC presented in Section V,
switching the ringamps off during S could have reduced
ringamp power by almost 50%.
VII. CONCLUSION
Looking back at the individual beneﬁts of a ring ampliﬁer
we ﬁnd many parallels with other pre-existing techniques:
zero-crossing based circuits also have the ability to charge
efﬁciently and decouple internal power from external load
requirements [4][5], dynamic current adjustment is a common
attribute of class-AB ampliﬁers in general [18], using simple
inverter-based ampliﬁers has long been a topic of interest
[10][19][20][21], and CLS can already be used to achieve
rail-to-rail output swing [15]. Ultimately, it is both logical
and encouraging that we should ﬁnd such similarities. Each
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Fig. 23: Die micrograph of the active area of the high-resolution Split-CLS
ADC.
one of these parallels represent a speciﬁc trait desired in a
scalable ampliﬁer topology, and the fact that a ring ampliﬁer
encompasses all of them indicates that it is a convergence point
for many lines of research in scalable ampliﬁcation. In other
words, the unique aspect of a ring ampliﬁer lies not in the
traits that it possesses, but rather in the particular solution by
which it is able to embody them all.
In this paper we have laid out the basic theory of ring
ampliﬁcation, discussed the key beneﬁts that it brings to
scaled CMOS, and studied two examples of its practical
implementation. We have primarily considered the speciﬁc
case of a medium-accuracy ring ampliﬁer structure suited for
use in switched capacitor circuits. As demonstrated in thispaper, this simple ringamp incarnation is highly effective, and
can be integrated into more complex topologies, such as Split-
CLS, to cover a range of speed and accuracy targets. And yet,
the concepts of ring ampliﬁcation are applicable to a broader
range of structural approaches, and what we have examined
here is simply the foundation for a deeper exploration of the
topic.
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